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Graphene field-effect transistors with high
extrinsic fT and fmax
Marlene Bonmann, Muhammad Asad, Xinxin Yang, Andrey Generalov, Andrei Vorobiev, Luca Banszerus,
Christoph Stampfer, Martin Otto, Daniel Neumaier, and Jan Stake, Senior Member, IEEE
Abstract— In this work, we report on the performance
of graphene field-effect transistors (GFETs) in which the
extrinsic transit frequency (fT) and maximum frequency of
oscillation (fmax) showed improved scaling behavior with
respect to the gate length (Lg). This improvement was
achieved by the use of high-quality graphene in combina-
tion with successful optimization of the GFET technology,
where extreme low source/drain contact resistances were
obtained together with reduced parasitic pad capacitances.
GFETs with gate lengths ranging from 0.5µm to 2µm have
been characterized, and extrinsic fT and fmax frequencies
of up to 34 GHz and 37 GHz, respectively, were obtained for
GFETs with the shortest gate lengths. Simulations based
on a small-signal equivalent circuit model are in good
agreement with the measured data. Extrapolation predicts
extrinsic fT and fmax values of approximately 100 GHz at
Lg=50 nm. Further optimization of the GFET technology
enables fmax values above 100 GHz, which is suitable for
many millimeter wave applications.
Index Terms— graphene, field-effect transistor, maxi-
mum frequency of oscillation, transit frequency, scaling
I. INTRODUCTION
THE two-dimensional material graphene is a promisingcandidate for application in high-frequency devices due
to its high charge carrier saturation velocity [1]. Until recently,
the realization of graphene field-effect transistors (GFETs) for
high-frequency electronics was hindered by extrinsic limita-
tions caused by impurities that reduced the carrier velocity,
large extrinsic source/drain contact resistances, and large pad
capacitances [2]–[5]. Recent publications have shown that
efforts to develop high-frequency GFETs have resulted in a
continuous step-by-step improvement of the extrinsic tran-
sit (cut-off) frequency (fT) and the maximum frequency of
oscillation (fmax) [5]–[10]. However, even the best reported
extrinsic values of fT and fmax of GFETs are still below those
of n-channel Si MOSFETs with comparable gate lengths [11]–
[13]. Furthermore, the increase in fT and fmax with scaling
down of the gate length has been suppressed [5], [7].
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In this work, we report on GFETs that exhibit improved
extrinsic fT and fmax values and improved scaling behavior
with the gate length in comparison to the best published data
for GFETs. Furthermore, the scaling behavior is comparable
to that of Si n-channel MOSFETs. The enhancement was
achieved by a combination of the following improvements
of the GFET design and fabrication process: i) usage of
high-quality graphene films, ii) effective removal of polymer
residues in the contact areas, and iii) usage of a thicker SiO2
layer (1µm) on top of the silicon substrate. These improve-
ments resulted in charge carrier saturation velocities as high
as 1.5× 105 m/s (at drain fields of 1.5 kV/cm), source/drain
specific edge contact resistivities as low as 90 Ωµm, and
considerably reduced extrinsic pad capacitances.
Fig. 1. SEM image of a two-finger GFET with gate lengthLg = 0.5µm
and gate width Wg = 2× 15µm. The inset shows a 70◦ tilted view of
the gate area.
II. FABRICATION
Two-finger gate GFETs (shown in Fig. 1) with the same
layout as previously published in [4] were fabricated. The
process flow was modified with the aim of increasing, first
of all fmax but also fT. The graphene film used for fab-
ricating the GFETs was very high-quality chemical vapor
deposition (CVD) graphene with a Hall mobility of up to
7000 cm2/Vs. The graphene film was transferred to a high-
resistivity silicon/silicon oxide (Si/SiO2) substrate with an
increased SiO2 thickness of 1µm compared to the 0.09µm
and 0.3µm used in our previous works [4], [14]. This resulted
in a reduction in the parasitic pad capacitances. After the
graphene transfer, but prior to any further processing, the
graphene film was covered by an 5 nm protective Al2O3
layer. This layer was obtained by repeating four times the
process step in which 1 nm Al was evaporated and subse-
quently oxidized by baking on a hotplate at 160 ◦C for 5 min.
The protective layer encapsulates graphene in the transistor
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Fig. 2. Typical drain resistance (Rd) versus gate voltage (Vg) at the
drain voltage Vd = −0.1 V (a) and output characteristics measured at
Vg=-3,-1, and 0.5 V (squares, diamonds, and circles, respectively) (b) of
a GFET withLg = 0.5µm andWg = 2×15µm. The solid line represents
fitting by the drain resistance model [17].
channel and prevents it from contamination during further
processing, thereby reducing the trap concentration at the
graphene/gate dielectric interface. The graphene mesa and,
subsequently, the drain and source contacts are patterned by
e-beam lithography followed by etching the protective Al2O3
in a buffered oxide etch. Oxygen plasma was used to etch
the graphene mesa. The drain/source contacts were formed by
deposition of 1 nm Ti/15 nm Pd/250 nm Au and use of standard
lift-off technology. Apparently, the use of a buffered oxide
etch resulted in a more effective removal of e-beam resist and
PMMA residues and, hence, an extremely low graphene/metal
specific contact resistivity as low as 90 Ωµm. In the next step,
atomic layer deposition was used to thicken the protective
Al2O3 layer to a total thickness of tox =22 nm in the gate
area. The gate electrode was fabricated by e-beam lithography
and deposition of 10 nm Ti/290 nm Au by e-beam evaporation
followed by standard lift-off. GFETs with total gate widths
(Wg) ranging from 2x1.25µm to 2x15µm and gate lengths
(Lg) ranging from 0.5µm to 2µm were fabricated. In the final
step, the gate and the drain/source contact pads were formed
by e-beam lithography, deposition of 10 nm Ti/290 nm Au and
lift-off.
III. MEASUREMENTS
The dc and ac performance of the GFETs was characterized
using a Keithley 2612B dual-channel source meter and an
Agilent N5230A network analyzer, respectively. The ac mea-
surement system was calibrated at the ground-source-ground
microwave probe tips using a CS-5 calibration substrate. The
output characteristics were obtained during the S-parameter
measurements with a holding time of 30 s at each bias point.
This holding time is long enough for the trapping/de-trapping
processes to stabilize at high fields [4]. The S-parameters
were measured under different bias conditions in the frequency
range of 1-50 GHz and were used to calculate the small-
signal current gain (h21) and the unilateral power gain (U )
[15], [16]. As shown in Fig. 3(a), fT and fmax are defined
as the frequencies at which the magnitudes of h21 and U ,
respectively, have decreased to 0 dB.
IV. RESULTS AND DISCUSSION
Fig. 2(a) shows a typical drain resistance versus gate voltage
of a GFET with Lg = 0.5µm and Wg = 2 × 15µm. The
solid line represents fitting by the drain resistance model [17],
which is used to estimate the contact resistance (Rc), low-field
mobility (µ0), and residual charge carrier concentration (n0)
which are found to be 11 Ω, 1800 cm2/Vs and 9× 1011 cm−2,
respectively. The calculated graphene/metal width specific
contact resistivity is 90 Ωµm, which is in good agreement with
the value of 95 Ωµm found using transfer length method test
structures fabricated on the same substrate.
Fig. 2(b) shows the typical output characteristics of GFETs.
The drain current exhibits a saturation tendency at higher drain
voltages (Vd). The observed so-called kink effect at Vg = 0.5 V
is most likely associated with the reduction in the charge
carrier concentration and a subsequent change in the charge
carrier type at the drain side of the channel [3]. A negative
differential resistance at Vg = −1 V can be associated with
a reduction in the charge carrier density-dependent saturation
velocity [18]. Both effects are consequences of the ambipolar
nature of graphene. Fig. 3(a) shows the smith chart with
measured S-parameters between 1 GHz and 50 GHz. Fig. 3(b)
shows the small-signal current gain (|h21|2), maximum stable
gain/maximum available gain (MSG/MAG), and unilateral
power gain (U ) versus frequency (f ) at Vd = −1.1 V and
Vg = 0.5 V. As it can be seen, the unilateral power gain
reveals typical frequency dependence. The low frequency gain
is approx. 18 dB. Above the roll-off frequency of approx.
5 GHz the gain starts decreasing as 1/f2, corresponding to
20 dB/dec slope [19]. Fig. 3(c) shows fT and fmax versus Vd
at different gate voltages of Vg = 0.5,−1, and -3 V. Both fT
and fmax saturate at higher drain voltages, apparently, due to
velocity saturation [4], reaching values of 34 GHz and 37 GHz,
respectively. To estimate the gate width and length dependence
of fT and fmax, expressions in terms of small-signal equivalent
circuit parameters are used [20], [21]:
fT =
gm
2pi(Cgs + Cgd)
1
1 + gdRc +
CgdgmRc
Cgs+Cgd
+ Cpad
, (1)
fmax =
gm
4piCgs
1√
gd(Ri +Rs +Rg) + gmRg
Cgd
Cgs
, (2)
where gm and gd are the intrinsic transconductance and drain
conductance, respectively; Cgs, Cgd and Cpad are the gate-
source, gate-drain and parasitic pad capacitances, respectively;
and Rg, Rs, and Ri are the gate resistance, source series
resistance, and charging resistance of the gate-source capac-
itance, respectively. We estimated Cgs and Cgd as Cgs =
0.5CoxLgWg and Cgd = k1CoxLgWg, where Cox ∝ 1/tox and
k1 is a fitting parameter taking into account the decrease in
charge carrier concentration at the drain side [8]. The intrinsic
transconductance was found to be gm = v(Cgs + Cgd)/Lg,
where v is the field-dependent effective velocity of the charge
carriers, with values between 1.2 and 1.5×105 m/s for different
devices extracted from a field-dependent velocity model [4].
The intrinsic drain conductance was found by analyzing the
GFET output characteristics. The resistances are estimated
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Fig. 3. (a) Smith chart with measured S-parameters between 1 GHz and 50 GHz. (b) Small-signal current gain (|h21|2), maximum stable
gain/maximum available gain (MSG/MAG), and unilateral power gain (U ) versus frequency (f ) at Vd = −1.1 V and Vg=0.5 V. The dashed
line indicates the 20 dB/dec slope. (c) Extrinsic transit frequency (fT, open symbols) and extrinsic maximum frequency of oscillation (fmax, filled
symbols) versus drain voltage (Vd) at different gate voltages Vg=-3,-1, and 0.5 V (squares, diamonds, and circles, respectively) of a GFET with
Lg = 0.5µm and Wg = 2×15µm. (d) Extrinsic transit frequency (fT) versus gate length (Lg) of GFETs measured in this work (solid circles) and
simulated using (1) (solid line). (e) Extrinsic maximum frequency of oscillation (fmax) versus gate length (Lg) of GFETs measured in this work (solid
circles) and simulated using (2) (solid line). Also shown are the highest published extrinsic fT and fmax values of GFETs [5]–[10] (squares) and Si
MOSFETs [11]–[13], [22] (triangles) and our previous published work (open circles) [4] for comparison. Dashed lines are polynomial fitting curves.
as Ri = 1/(3gm) and Rg = 1/3RshgWg/Lg, where Rshg
is the gate electrode sheet resistance [21]. The source series
resistance Rs is assumed to be Rc/2. The parasitic gate pad ca-
pacitance, formed between the gate pad and low-conductivity
surface of Si, is taken as 3 times less than that found in [4]
by delay-time analysis (≈ 27 fF) due to the three times thicker
SiO2 layer.
Fig. 3(d-e) shows the measured and simulated extrinsic fT
and fmax values versus gate length for GFETs with Wg =
2 × 15µm. The simulations and measurements are in good
agreement. Also shown are the extrinsic fT and fmax values
obtained in our previous work and the best values published
in the literature. It can be seen, that the GFETs in this work
reveal higher fT and fmax values than that of the best reported
GFETs [3], [7], including the GFETs fabricated by our prior
technology [4], and even Si MOSFETs [12] at similar gate
lengths. The scaling behavior of the GFETs published in [5]
and [7] is suppressed, as indicated by the polynomial fitting
lines, whereas the GFETs in this work show a promising
scaling trend. At Lg = 0.5µm, the GFETs in this work reveal
higher extrinsic frequencies of fT = 34 GHz and fmax =
37 GHz than the GFET counterpart in [5] at Lg = 0.4µm,
which is most likely due to its larger width specific contact
resistivity of 550 Ωµm.
The small-signal simulations, using the same model parame-
ters used for the GFET with Lg = 0.5µm, indicate that fT and
fmax values of up to 100 GHz can be achieved at Lg = 50 nm.
The intrinsic value of fT is estimated to exceed 400 GHz which
is competing well with the best published intrinsic values
of fT [23], [24]. To compete with the shorter-gate-length Si
MOSFETs shown in Fig. 3(d-e), further optimizations are
required. It follows from the analysis of (1) and (2) that
further improvement of the performance can be achieved with
extrinsic fT and fmax values above 100 GHz at Lg = 0.1µm
by i) increasing the saturation velocity of the charge carriers
in the GFET channel, e.g., by replacing the SiO2 with another
dielectric material with a higher optical phonon energy, such
as Al2O3 or hexagonal boron nitride [4]; ii) reducing the gate
oxide thickness if the condition Cgs = 0.5CoxLgWg applies;
and iii) reducing the gate resistance, and iv) reducing the part
of the contact resistance associated with the access areas. The
last two approaches can be realized, for example, by applying
the self-aligned T-gate technology.
V. CONCLUSIONS
GFETs with high extrinsic frequency values of fT = 34 GHz
and fmax = 37 GHz at Lg = 0.5µm are presented. The GFETs
also exhibit a promising scaling behavior versus gate length.
The performance enhancement was achieved by minimizing
the extrinsic limiting parameters by modifying the fabrication
process. Analysis of the small-signal model shows that further
optimization of the GFET design and fabrication will allow
even better performances to be achieved with fmax above
100 GHz for Lg below 100 nm and will further exploit the
potential of GFET transistors integrated in devices for high-
frequency applications.
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